

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and joint inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled: Integrated Circuitry and Semiconductor Processing Method of Forming Field Effect Transistors, the specification of which is attached hereto.

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims.

I acknowledge the duty to disclose information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations §1.56.

PRIOR FOREIGN APPLICATIONS:

I hereby state that no applications for foreign patents or inventor's certificates have been filed prior to the date of execution of this declaration.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statement may jeopardize the validity of the application or any patent issued therefrom.

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

Full name of inventor: Jigish D. Trivedi

Inventor's Signature: 

Date: 8/25/99

Residence: Boise, Idaho

Citizenship: India

Post Office Address: 750 S. Granite Way, Boise, ID 83712

Full name of inventor: Zhongze Wang

Inventor's Signature: 


Date: 8/25/99

Residence: Boise, Idaho

Citizenship: China

Post Office Address: 333 S. Straughan Ave., Apt. 120, Boise, ID 83712

Full name of inventor: Rongsheng Yang

Inventor's Signature: 

Date: 8/25/99

Residence: Boise, Idaho

Citizenship: U.S.

Post Office Address: 215 E. Mallard Dr., #268, Boise, ID 83706